SiFive Announces First RISC-V OoO CPU Core: The U8-Series Processor IPby Andrei Frumusanu on October 30, 2019 10:00 AM EST
The U8-Series Microarchitecture
We’ve had the pleasure of being briefed on the key aspects of the U8 microarchitecture, and we’ll be able to have a more in-depth look (albeit high-level) at how the new CPU design functions.
At the highest level, the U8 is a 3-wide issue out-of-order CPU with a pipeline depth of 12 stages, feeding 3 execution units. It’s a pretty traditional OoO-design and the noteworthy design choice here is the core’s use of physical register files instead of an architectural one, such as seen in initial Arm designs such as the A72.
One thing to note as we’re covering the microarchitecture is that SiFive didn’t disclose the exact sizes of some of the structures, which is somewhat natural given the core’s purported scalable configuration design where one can change many aspects of the IP, and we’re only covering the generic U8-Series microarchitecture as individual implementations (Such as an U84) will have different configurations.
The fetch unit of the core is able to request instructions out of the L1I at 16 bytes per cycle and put it into the fetch queue of the front-end. The RISC-V ISA has a variable instruction encoding size, so it’s not possible to map this to an exact number on instructions as one can on the Arm ISA, but if we naively assume a 32-bit average, it would correspond to 4 instructions per cycle. Of course, this isn’t surprising as the decoder on the U8 is 4-wide, feeding expanded instructions into the instruction queue.
The interesting thing here about the core is that the instruction queue is only able to issue 3 instructions out to the rename stage. Having the fetch width being higher than your issuing rate helps in the case of branch mispredictions and bubbles and allows the front-end to catch up with the execution backend, something we’ve also seen in other cores; however, we never quite saw an implementation in which the decoder was wider than the issue rate (Actually, only Intel's recent Tremont microarchitecture would also fit this characteristic). Beyond it being a deliberate design decision for the balance of the microarchitecture, maybe it’s also a forward-looking implementation on the part of the decoder whilst we may see wider issue configurations in future U8 designs.
Moving on to the mid-core, we see a traditional design into the rename stage, a re-order buffer and three dispatch engines feeding into the execution pipelines. The diagram here is a bit misleading in terms of the arrows going into the issue queues – it doesn’t mean that it’s only one instruction per issue queue, the core can still dispatch up to 3 instructions into the integer issue queues for example.
It would have been interesting to hear about the exact structure sizes on this part of the core but SiFive didn’t cover these details during the presentation.
On the integer execution block, we see that it’s actually composed of three execution pipelines. Each has its own issue queue, feeding into three ALU pipelines with different capabilities. One pipeline serves just as a regular ALU, a second one shares the port with the branch unit, while the third pipeline is a more complex one capable of integer multiplication and division.
Unfortunately, SiFive didn’t go into any detail of the floating-point pipelines or the L/S units. On the FP side, things should be relatively simple in terms of the execution capabilities, at least on the U84 core. Currently, RISC-V does not have any SIMD/Vector instructions as that ISA extension has not been finalized yet. SiFive explains that this might happen at the end of the year, and the U87 is poised to adopt the new vector capabilities next year.
Post Your CommentPlease log in or sign up to comment.
View All Comments
GreenReaper - Thursday, October 31, 2019 - linkSo this is an out-of-order architecture, but does it also involve speculative execution, and if so have they put in some protection against Spectre attacks? I see a branch prediction block in there...
notashill - Friday, November 1, 2019 - linkOf course it has speculative execution, just like almost every other CPU made in the past 25 or so years.
quadibloc - Thursday, October 31, 2019 - linkHow do people use microprocessors? Do they write programs for them in assembly language? Or do they purchase or download programs that other people have already written? Since it's mostly the latter, what matters isn't the elegance of the architecture, but how much is already written for it. That's why we're going to be stuck with x86 for a while.
So it really doesn't matter anymore what the underlying architecture is. It only did (ironically) when people did write programs in assembly, which is architecture dependent.
AshlayW - Saturday, November 2, 2019 - linkI would LOVE for this to take off to high performance desktop. Open source, anyone can develop a HP core and computing would take off like never before, rather than relying on the two incumbent CPU makers of x86. Bleh.
eastcoast_pete - Sunday, November 3, 2019 - linkProbably find myself in no-man's-land with this, but, as far as I'm concerned, the more choice there is amongst CPU architectures, the better. I don't believe in the one size or type fits all. So, good news that RISC-V is growing; if nothing else, it keeps ARM on their game. And what's wrong with that?
peevee - Tuesday, November 5, 2019 - link"and ever since SiFive has been in an upward trend of success and hypergrowth."
Is it a paid promotion? If not, can you please avoid using their marketing BS?
SiFive is funded by Intel to try and take some steam from Arm. There is nothing wrong with that, but the ISA has zero innovation and even behind the modern Arm ISA.
GreenReaper - Thursday, November 7, 2019 - linkIt's called a "content-led campaign": https://www.futureplc.com/services/advertising/